
Computation Structures


Sequential Logic Worksheet


Concept Inventory:

- D-latch & the Dynamic Discipline
- D-register
- Timing constraints for sequential circuits
- Set-up and hold times for sequential circuits

Notes:








 $t_2 = t_{PD,reg1} + t_{PD,L} + t_{SETUP,reg2} \le t_{CLK}$






$$\begin{aligned} &\underline{t}_{S,\text{INPUT}} = \underline{t}_{\text{PD,L}} + \underline{t}_{S,R} \\ &\underline{t}_{\text{H,INPUT}} = \underline{t}_{\text{H,R}} - \underline{t}_{\text{CD,L}} \end{aligned}$$

Problem 1.

Consider the following sequential logic circuit. It consists of one input IN, a 2-bit register that stores the current state, and some combinational logic that determines the state (next value to load into the register) based on the current state and the input IN.



(A) Using the timing specifications shown below for the XOR and DREG components, determine the shortest clock period, t_{CLK}, that will allow the circuit to operate correctly or write NONE if no choice for t_{CLK} will allow the circuit to operate correctly and briefly explain why.

| Component | t_{CD} | t_{PD} | t _{SETUP} | t _{HOLD} |
|-----------|----------|----------|--------------------|-------------------|
| XOR2 | 0.15ns | 2.1ns | | - |
| DREG | 0.1ns | 1.6ns | 0.4ns | 0.2ns |

Minimum value for t_{CLK} (ns): 6.2 or explain why none exists

(B) Using the same timing specifications as in (A), determine the setup and hold times for IN with respect to the rising edge of CLK.

(C) One of the engineers on the team suggests using a new, faster XOR2 gate whose $t_{\rm CD}$ = 0.05ns and $t_{\rm PD}$ = 0.7ns. Determine a new minimum value for $t_{\rm CLK}$ or write NONE and explain why no such value exists.


Minimum value for t_{CLK} (ns): NONE

Now too, ney too, xor or explain why none exists

is not greater than thou, ney

Problem 2.

Consider the following sequential logic circuit. It consists of three D registers, three different pieces of combinational logic (CL1, CL2, and CL3), one input IN, and one output OUT. The propagation delay, contamination delay, and setup time of the registers are all the same and are specified below each register. The hold time for the registers is NOT the same and is specified in bold below each register. The timing specification for each combinational logic block is shown below that logic.



(A) (1 point) What is the smallest value for the t_{CD} of CL2 that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?

$$t_{CD,R2} + t_{CD,CL2} \ge t_{HCD,R3}$$
 Smallest value for t_{CD} of CL2 (ns): 2

(B) (2 points) What is the smallest value for the period of CLK (i.e., t_{CLK}) that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?

(C) (2 points) What are the smallest values for the setup and hold times for IN relative to the rising edge of CLK that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?

(D) (2 points) What are the propagation delay and contamination delay of the output, OUT, of this circuit relative to the rising edge of the clock?

| | t _{PD} for OUT (ns): 2 |
|---------|---------------------------------|
| from R3 | t _{CD} for OUT (ns): |

Problem 3.

Here's a schematic for a 3-bit loadable down-counter, which uses a ripple decrementer as a building block:

| component | t- (nc) | t- (nc) | t- (nc) | t _H (ns) | Ι [[[[[[[[[[[[[[[[[[[|
|------------------|----------------------|----------------------|---------------------|---------------------|---|
| component | t _{CD} (ns) | t _{PD} (ns) | t _S (ns) | tH (HS) | BOUT A[2] |
| XOR2 | .03 | .14 | - | - | BOUT A[2] |
| NOR2 | .01 | .05 | | _ | |
| NOR3 | .02 | .08 | | 0 | BIN |
| INV | .005 | .02 | | _ | b LD |
| MUX2 | .02 | .12 | | | |
| DREG | .03 | .19 | .15 | .05 | BOUT AI10-1 |
| A →>— BIN →>— | | | > —< | →D | BOUT A[1] & D CLKO |
| | L 4D | > | \ | → BOUT | BOUT A[0] G CLKG C[0] |

(A) Using the contamination delays (t_{CD}), propagation delays (t_{PD}), setup times (t_S), and hold times (t_H) shown in the table above, please compute the minimum value for the clock period (t_{CLK}) for which the circuit will work correctly.

(2 tpo) + textup along longest pathminimum value for tclk (ns): 0.72

ΓD

(B) What are the appropriate values for the setup (t_s) and hold (t_H) times for the LD input with

respect to the rising edge of the clock?


$$t_{S,LD} = t_{S,REQ} + t_{PD,MVXZ}$$
 setup time (t_S) for LD: 0.27

hold time (t_H) for LD: 0.03

(C) What is the t_{PD} for the Zero output with respect to the rising edge of CLK?

Problem 4.

Consider the following sequential logic circuit. The timing specifications are shown below each component. Note that the two registers do NOT have the same specifications.



(A) What are the smallest values for the setup and hold times for IN relative to the rising edge of CLK that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?

$$t_{s,1N} = t_{po,Nlans} + t_{setur,22}$$
 Setup time for IN (ns): 8

 $t_{h,1N} = t_{uno,22} - t_{co,Nland2}$ Hold time for IN (ns): 1.5

(B) What is the smallest value for the period of CLK (i.e., tCLK) that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?

(C) What is the smallest for the tCD of R1 that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?


tco,
$$R_1 = \frac{1}{5}$$
 Smallest value for tCD of R1 (ns): $\frac{1.5}{3}$

(D) Suppose two of these sequential circuits were connected in series, with the OUT signal of the first circuit connected to the IN signal of the second circuit. The same CLK signal is used for both circuits. Now what is the smallest value for the period of CLK (i.e., tCLK) that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?

Smallest value for tCLK (ns): 16

Problem 5.

Q It is often useful to make clocked devices that count in binary, and a simple building **TFlop** block for such binary counters is the toggle flipflop whose symbol is shown on the right. It is a clocked device, hence the clock input indicated by the triangle on its lower-left edge. The other input, T (for toggle), may be set to one to cause the TFlop to flip its state (the Q output) from 0 to 1 or vice versa on the next active (positive) clock edge. If T is zero at an active clock edge, the state of the TFlop remains unchanged. We assume that the initial state of each TFlop at power-up is Q=0; more sophisticated versions might feature a *Reset* input to force a Q=0 state.



A TFlop may be implemented using a D flipflop like the ones developed in lecture together with an XOR2 gate, as shown to the left.

As is our convention for clocked devices, we would like to specify timing specs for the TFlop as t_{CD} , t_{PD} , t_{SETUP} , and t_{HOLD} , all measured relative to the active (positive) clock edge.

(A) The timing specifications for the components are shown in the table below. Give appropriate values for the timing specifications of the TFlop implementation shown above.

| Component | t _{CD} | t_{PD} | t _{SETUP} | t _{HOLD} |
|-----------|-----------------|----------|--------------------|-------------------|
| XOR2 | 40ps | 400ps | _ | _ |
| DREG | 100ns | 300ps | 80ns | 40ns |

thingy - too, you thous:

(B) Suppose we connect the T input of a single TFlop to 1 (i.e., V_{DD}) and try to clock it at its maximum rate. What is the minimum clock period we can use and expect the TFlop to perform properly?

tak > top, sent ten xeet ts, rec

Minimum clock period for correct operation:

We next consider the use of four TFlops to make a 4-bit ripple-carry counter as shown to the left. Assume that the TFlops share a common clock input (not shown) with an appropriate period, and that all TFlops have an initial Q=0 state.

(C) Suppose we run this circuit for a large number, N, of clock cycles. For approximately how many of the N active clock edges would you expect the T input to the topmost TFlop to be 1?

TOPMOST T=1 when Coecle Cz = 1 - Every 2 cycles: 18

(D) If the AND2 gates have $t_{PD} = 200 \text{ps}$ and $t_{CD} = 40 \text{ps}$, what is the minimum clock period we can use for the 4-bit counter?

6.004 Worksheet

a **TFlop**

Q **TFlop**

O

TFlop

TFlop

MIT OpenCourseWare https://ocw.mit.edu/

6.004 Computation Structures Spring 2017

For information about citing these materials or our Terms of Use, visit: https://ocw.mit.edu/terms.