


MIT OpenCourseWare
<http://ocw.mit.edu>

6.004 Computation Structures
Spring 2009


For information about citing these materials or our Terms of Use, visit: <http://ocw.mit.edu/terms>.

(Synchronous) Finite State Machines



Lab 2 is due Thursday


Our New Machine



- Engineered cycles
- Works only if dynamic discipline obeyed
- Remembers k bits for a total of 2^k unique combinations

- Acyclic graph
- Obeys static discipline
- Can be exhaustively enumerated by a truth table of 2^{k+m} rows and $k+n$ output columns

Must Respect Timing Assumptions!



Questions:

- Constraints on T_{CD} for the logic? $t_{CD,R} (1 \text{ ns}) + t_{CD,L} (?) > t_{H,R} (2 \text{ ns})$
 $t_{CD,L} > 1 \text{ ns}$
- Minimum clock period? $t_{CLK} > t_{PD,R} + t_{PD,L} + t_{S,R} > 10 \text{ ns}$
- Setup, Hold times for Inputs? $t_S = t_{PD,L} + t_{S,R} = 7 \text{ ns}$
 $t_H = t_{H,R} - t_{CD,L} = 1 \text{ ns}$

We know how fast it goes... But what can it do?


A simple sequential circuit...

Lets make a digital binary *Combination Lock*:

Specification:


- One input ("0" or "1")
- One output ("Unlock" signal)
- UNLOCK is 1 if and only if:

Last 4 inputs were the "combination": 0110




How many registers do I need?

Abstraction du jour: Finite State Machines




- A FINITE STATE MACHINE has
- k STATES: $S_1 \dots S_k$ (one is "initial" state)
- m INPUTS: $I_1 \dots I_m$
- n OUTPUTS: $O_1 \dots O_n$
- Transition Rules $s'(s, I)$ for each state s and input I
- Output Rules $Out(s)$ for each state s

State Transition Diagram




Designing our lock ...

- Need an initial state; call it SX.
- Must have a separate state for each step of the proper entry sequence
- Must handle other (erroneous) entries



Yet Another Specification



IN	Current State	Next State	Unlock
0	SX	S0	00 10
1	SX	SX	000 0
0	S0	S0	00 10
1	S0	S01	0 1 10
0	S01	S0	00 10
1	S01	S011	0 100
0	S011	S0110	000
1	S011	SX	000 0
0	S0110	S0	00 11
1	S0110	S01	0 1 11


All state transition diagrams can be described by truth tables...

Binary encodings are assigned to each state (a bit of an art)


The truth table can then be simplified using the reduction techniques we learned for combinational logic

The assignment of codes to states can be arbitrary, however, if you choose them carefully you can greatly reduce your logic requirements.

Valid State Diagrams




MOORE Machine:
Outputs on States




MEALY Machine:
Outputs on Transitions

- Arcs leaving a state must be:
 - (1) **mutually exclusive**
 - can't have two choices for a given input value
 - (2) **collectively exhaustive**
 - every state must specify what happens for each possible input combination. "Nothing happens" means arc back to itself.

Now put it in Hardware!




Discrete State, Time




Asynchronous Inputs - I

Our example assumed a single clock transition per input. What if the "button pusher" is unaware of, or not synchronized with, the clock?

What if each button input is an asynchronous 0/1 level? How do we prevent a single button press, e.g., from making several transitions?




But what About the Dynamic Discipline?




Use intervening states to synchronize button presses!

FSM Party Games

1. What can you say about the number of states?



2. Same question:




3. Here's an FSM. Can you discover its rules?



Figure by MIT OpenCourseWare.

What's My Transition Diagram?



0=OFF,
1=ON?

"1111" =
Surprise!





Figure by MIT OpenCourseWare.

- If you know **NOTHING** about the FSM, you're never sure!
- If you have a **BOUND** on the number of states, you can discover its behavior:

K-state FSM: Every (reachable) state can be reached in $< k$ steps.

BUT ... states may be equivalent!

FSM Equivalence



ARE THEY DIFFERENT?

NOT in any practical sense! They are **EXTERNALLY INDISTINGUISHABLE**, hence interchangeable.


FSMs **EQUIVALENT** iff every input sequence yields identical output sequences.

ENGINEERING GOAL:

- **HAVE** an FSM which works...
- **WANT** simplest (ergo cheapest) equivalent FSM.


Lets build an Ant

8 legs?




- **SENSORS:** antennae L and R, each 1 if in contact with something.
- **ACTUATORS:** Forward Step F, ten-degree turns TL and TR (left, right).

GOAL: Make our ant smart enough to get out of a maze like:




STRATEGY: "Right antenna to the wall"

Lost in space




Action: Go forward until we hit something.




"lost" is the initial state


Bonk!




Action: Turn left (CCW) until we don't touch anymore




A little to the right...




Action: Step and turn right a little, look for wall




Then a little to the left




Action: Step and turn left a little, till not touching (again)



Dealing with corners



Action: Step and turn right until we hit perpendicular wall




Equivalent State Reduction

Observation: $S_i \equiv S_j$ if

1. States have identical outputs; AND
2. Every input \rightarrow equivalent states.

Reduction Strategy:

Find pairs of equivalent states, MERGE them.




6.004 - Spring 2009

2/24/09

LOG - FSMs 21

An Evolutionary Step

Merge equivalent states Wall1 and Corner into a single new, combined state.




Behaves exactly as previous (5-state) FSM, but requires half the ROM in its implementation!

6.004 - Spring 2009

2/24/09

LOG - FSMs 22

Building the Transition Table



S	L	R	S'	TR	TL	F
00	0	0	00	0	0	1
00	1	-	01	0	0	1
00	0	1	01	0	0	1
01	1	-	01	0	1	0
01	0	1	01	0	1	0

6.004 - Spring 2009

2/24/09

LOG - FSMs 23

Implementation Details

	S	L	R	S'	TR	TL	F
LOST	00	0	0	00	0	0	1
	00	1	-	01	0	0	1
	00	0	1	01	0	0	1
RCCW	01	1	-	01	0	1	0
	01	0	1	01	0	1	0
WALL1	10	-	0	10	1	0	1
	11	1	-	01	0	1	1
WALL2	11	0	0	10	0	1	1
	11	0	1	11	0	1	1

Complete Transition table

$$S1' = S_1 \overline{S_0} + \overline{L} S_1 + \overline{L} R S_0$$


$$S0' = R + L \overline{S_1} + L S_0$$

6.004 - Spring 2009

2/24/09

LOG - FSMs 24

Ant Schematic



Roboant®

FSM state table

```

; fsm from lecture
;
; now LRS | next LRFME
;
lost 0 0 - | lost 0 0 1 0 0
lost 1 - - | rotccw 0 0 1 0 0
lost 0 1 - | rotccw 0 0 1 0 0
rotccw 0 0 - | wall1 1 0 0 0 0
rotccw 1 - - | rotccw 1 0 0 0 0
rotccw 0 1 - | rotccw 1 0 0 0 0
wall1 - 0 - | wall1 0 1 1 0 0
wall1 - 1 - | wall1 0 1 1 0 0
wall2 1 - - | rotccw 1 0 1 0 0
wall2 0 1 - | wall2 1 0 1 0 0
wall2 0 0 - | wall1 1 0 1 0 0
    
```

Maze selection

Plan view of maze


Simulation controls

Status display

state: "lost", inputs: L=0 R=0 S=0, step 0

Featuring the new Mark-II ant: can add (M), erase (E), and sense (S) marks along its path.

Housekeeping issues...




1. Initialization? Clear the memory?

2. Unused state encodings?
 - waste ROM (use PLA or gates)
 - what does it mean?
 - can the FSM recover?

3. Choosing encoding for state?

4. Synchronizing input changes with state update?



Now, that's a funny looking state machine

Twisting you Further...

- **MORE THAN ANTS:**
Swarming, flocking, and schooling can result from collections of very simple FSMs
 - **PERHAPS MOST PHYSICS:**
Cellular automata, arrays of simple FSMs, can more accurately model fluids than numerical solutions to PDEs
 - **WHAT IF:**
We replaced the ROM with a RAM and have outputs that modify the RAM?
- ... You'll see FSMs for the rest of your life!

